summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2012-12-08Mostly broken VDP core and savestate viewerMike Pavone
2012-12-04Initial support for M68k reset vector, rather than starting at an arbitrary a...Mike Pavone
2012-12-04M68K to x86 translation works for a limited subset of instructions and addres...Mike Pavone
2012-11-27Add asssembly runtime code stubMike Pavone
2012-11-27Add MakefileMike Pavone
2012-11-27Make x86 generator generic with respect to operand size for immediate paramet...Mike Pavone
2012-11-27x86 code gen, initial work on translatorMike Pavone
2012-11-15Improve disassembly. FIx some decoding bugs.Mike Pavone
2012-11-15Add mising bit instructions to decoder. Add test assembly file containing mos...Mike Pavone
2012-11-14Implement OR_DIV_SBCD group in decoderMike Pavone
2012-11-14Added new OPSIZE for unsized instructions so they can be properly disassemble...Mike Pavone
2012-11-13Implement (possibly broken) decoding of all M68000 instructions not in the OR...Mike Pavone
2012-11-09Finish bit/movep/immediate group except for 68020 instructionsMike Pavone
2012-11-06mergeMike Pavone
2012-11-06More bit and immediate instructionsMike Pavone
2012-11-06Add some logic analyzer captures, a Python script for analyzing said captures...Mike Pavone
2012-11-04Add support for some bit instructions and a few others in the same "category"Mike Pavone
2012-11-03Finish mulu.w, muls.w and abcd parameter decodingMike Pavone
2012-11-03Improve 68K instruction decoding. Add simple disassembler.Mike Pavone
2012-11-03Make sure all operations are long-word length on fib example.Mike Pavone
2012-10-29Initial work on M68K instruction decodingMike Pavone