Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
doesn't follow conditional branches to lower addresses. This makes it useful for advancing to the end of a loop. Also fixed a bug in next introduced by the refactor.
|
|
|
|
|
|
|
|
and basic inspection of registers and memory work.
|
|
in the 68K debugger
|
|
is busy with VDP stuff. Also emulate the extra delay on the second access of a word-wide read to the bank area. Needs work as it seems to break stuff.
|
|
pushed. This commit represents the status of the working copy from that clone. It unfortunately contains some changes that I did not intend to commit yet, but this seems like the best option at the moment.
|
|
|
|
can be used elsewhere
|
|
--HG--
branch : opengl
|
|
--HG--
branch : opengl
|
|
entire system at the push of a button
|
|
|
|
and VSRAM bits can be implemented properly
|
|
stab at handling undefined bits of VSRAM and CRAM.
|
|
first
|
|
|
|
|
|
|
|
|
|
visual observations of direct color DMA demos. Remove debug print statements.
|
|
|
|
completed if the FIFO is not empty
|
|
|
|
--HG--
branch : opengl
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
control register return 0 again
|
|
byte and word versions
|
|
|
|
|
|
|
|
|
|
based on clock divider so that they stay perflectly in sync. Run both the PSG and YM2612 whenver one of them needs to be run.
|
|
|
|
|