index
:
blastem.git
gdb
libretro
vdp-hacking
Oxore's fork of "blastem" emulator for ROM hacking (C)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cpu_dsl.py
Age
Commit message (
Expand
)
Author
2020-06-13
Somewhat buggy implementations of shift instructions in new 68K core
Michael Pavone
2020-04-23
Fix autogenerated temp variables in interrupt subroutine in CPU DSL
Michael Pavone
2019-09-21
Implement interrupts in call dispatch mode in CPU DSL
Michael Pavone
2019-04-18
WIP new 68K core using CPU DSL
Michael Pavone
2019-02-20
Fix calculation for whether coalesceFlags is needed for xchg instruction in C...
Michael Pavone
2019-02-19
Store sync_cycle in context rather than in a local in CPU DSL. Fix the timing...
Michael Pavone
2019-02-15
Basic support for string operands in CPU DSL
Michael Pavone
2019-02-12
Integration of new Z80 core is sort of working now
Michael Pavone
2019-02-10
Initial attempt at interrupts in new Z80 core and integrating it into main ex...
Michael Pavone
2019-02-09
Optimization to memory access in new Z80 core
Michael Pavone
2019-02-08
Added option to CPU DSL to produce a threaded interpreter using computed goto
Michael Pavone
2019-02-07
Added init functions to z80_util.c so new Z80 core is closer to a drop in rep...
Michael Pavone
2019-02-06
Optimization of flag calculation for flags that just copy a bit from the resu...
Michael Pavone
2019-02-06
Fixes to DAA, SCF and CCF to pass ZEXALL in new Z80 core
Michael Pavone
2019-02-05
Fixed half-carry flag calcuation for adc/sbc in new Z80 core
Michael Pavone
2019-02-04
Fixed CPI/CPD/CPIR/CPDR in new Z80 core
Michael Pavone
2019-02-04
Implement DD/FD prefixes for instructions that don't reference HL
Michael Pavone
2019-02-04
Fixed some issues involving conditional execution and temporaries/constant fo...
Michael Pavone
2019-02-03
Get new Z80 core running in CPM harness
Michael Pavone
2019-02-03
Implemented the rest of the block move instructions in new Z80 core
Michael Pavone
2019-02-02
Implemented LDI in new Z80 core
Michael Pavone
2019-02-02
Implemented RES instruction in new Z80 core
Michael Pavone
2019-02-01
Miscellaneous small fixes to new Z80 core
Michael Pavone
2019-01-31
Implemented shift instructions in new Z80 core
Michael Pavone
2019-01-31
Implemented the rest of the rotate instructions in new Z80 core
Michael Pavone
2019-01-31
Implementation of some of the rotate instructions in new Z80 core
Michael Pavone
2019-01-30
Fix cp instruction in new Z80 core and implement its DD/FD prefixes
Michael Pavone
2019-01-30
Better error reporting when an instruction is given an insufficient number of...
Michael Pavone
2019-01-29
Implement 16-bit addition in new Z80 core along with necessary CPU DSL fixes ...
Michael Pavone
2019-01-29
Implement parity flag calculation type
Michael Pavone
2019-01-29
Actually correct overflow flag calculation in CPU DSL
Michael Pavone
2019-01-28
Fix sbc and implement carry/overflow flags for it in CPU DSL
Michael Pavone
2019-01-28
Implementation of carry/overflow flags for adc instructions in CPU DSL
Michael Pavone
2019-01-28
Fixed flag calculation for sub instructions in CPU DSL
Michael Pavone
2019-01-28
Less broken flag calulcation for sub instructions in CPU DSL
Michael Pavone
2019-01-28
Initial stab at overflow flag implementation in CPU DSL. Probably broken for ...
Michael Pavone
2019-01-28
First stab at carry and half-carry calculation in CPU DSL
Michael Pavone
2019-01-28
Fix zero flag calculation in CPU DSL
Michael Pavone
2019-01-27
Implemented sbc instruction in CPU DSL
Michael Pavone
2019-01-27
Added adc instruction to CPU DSL
Michael Pavone
2019-01-25
Output tables in order specified by the extra_tables field so the user can de...
Michael Pavone
2019-01-25
Fix constant propagation to a non-ephemeral destination in CPU DSL
Michael Pavone
2019-01-25
Fixed missing semicolon in coalesceFlags
Michael Pavone
2019-01-25
Added new sext instruction for sign extension to CPU sdl
Michael Pavone
2018-10-06
Implement program ROM reads
Michael Pavone
2018-10-04
Add the ability for a CPU definition to reference arbitrary C includes and us...
Michael Pavone
2018-10-01
Clean up warnings from -1 case
Michael Pavone
2018-10-01
Getting SVP core closer to compiling
Michael Pavone
2018-09-25
Fix implementation cmp+condition version of if in CPU DSL
Michael Pavone
2018-09-24
Support immediate operands for ld and alu ops in SVP. Support double indirect...
Michael Pavone
[next]