summaryrefslogtreecommitdiff
path: root/vdp.c
AgeCommit message (Expand)Author
2013-09-15Clear the low 2 bits of CD when a register is written toMike Pavone
2013-09-15Don't allow register writes to regs above when in Mode 4Mike Pavone
2013-09-15Remove read pending stuff, that had been added in an attempt to fix CRAM/VSRA...Mike Pavone
2013-09-15Implement undocumented 8-bit VRAM readMike Pavone
2013-09-15Fix VSRAM readsMike Pavone
2013-09-15Implement FIFO as a ring buffer so the behavior of reads from invalid CRAM an...Mike Pavone
2013-09-13Properly delay 68K on VDP reads. Dummy VDP test port implementation. Initial ...Mike Pavone
2013-09-10Added copyright notice to source files and added GPL license text in COPYINGMike Pavone
2013-09-10Fix timing of backdrop rendering when the display is turned offMike Pavone
2013-09-10MergeMike Pavone
2013-09-10Implement FIFO latency and improve DMA accuracyMike Pavone
2013-09-08Revert change to VBLANK flag timing based on new direct color DMA testMike Pavone
2013-09-02Fix per-column scrolling bugMike Pavone
2013-09-02Adjust VBLANK flag and refresh timing to be in line with logic analyzer and v...Mike Pavone
2013-09-01MergeMike Pavone
2013-09-01Fix bug that caused a DMA fill to start after another DMA operation completed...Mike Pavone
2013-07-26Added support for saving savestates. Added gst savestate format test harnessMike Pavone
2013-07-16Add address/cd registers to VDP debug messageMike Pavone
2013-07-15Restore one of the VDP debugging modesMike Pavone
2013-07-12Implement the scroll ring buffer properly without memcpyMike Pavone
2013-06-30Refactor duplicated CRAM writing code and fix a bug in the processMike Pavone
2013-06-30Make VDP render in native pixel format of the renderer for a modest performan...Mike Pavone
2013-06-29Add support for loading GST format savestatesMike Pavone
2013-06-23Fix window layer in double res interlace modeMike Pavone
2013-06-23Fix sprite y mask in interlace mode. Fix framebuffer selection when switching...Mike Pavone
2013-06-23Fix vscroll calculation in double resultion interlace modeMike Pavone
2013-06-22Initial work on interlaceMike Pavone
2013-05-15Fix background color regsiter numberMike Pavone
2013-05-14Only latch video mode at the very beginning of the frame to avoid problems wi...Mike Pavone
2013-05-14Update Z80 vint timingMike Pavone
2013-05-14Update hv counter calculation for clock wonkinessMike Pavone
2013-05-14Fixup VINT cycle and HBLANK flag for the previous timing fixesMike Pavone
2013-05-13Initial stab at implementing funky clock adjustments during HSYNC for H40 modeMike Pavone
2013-05-13Implement first line/last line weirdness in VDPMike Pavone
2013-05-13Fewer magic numbers in the VDP core for the winMike Pavone
2013-05-13Added some basic VDP debugging features to debugger. Fixed DMA enable bugMike Pavone
2013-05-11Properly mask sprite X and Y coordinatesMike Pavone
2013-05-11Remove z80_ram reference in SDL renderer to get stateview compiling again. Pr...Mike Pavone
2013-05-10Implement hblank flag in status registerMike Pavone
2013-05-10Initial stab at horizontal interrupts and improving accuracy of vertical inte...Mike Pavone
2013-05-06Make sure all rendering operations mask CRAM with 0xEEE before using itMike Pavone
2013-04-22Less broken implementation of shadow/highlightMike Pavone
2013-04-22Shadow and higlight operators were switchedMike Pavone
2013-04-22Implemented shadow hilight mode.Mike Pavone
2013-01-14Fixes for direct color dma stuffMike Pavone
2013-01-14Small fix to bg drawing that yields the proper res for direct color DMAMike Pavone
2013-01-14Fix background rendering when display is off and improve refresh cycle emulat...Mike Pavone
2013-01-08Fix rendering of sprites at the top edge of screenMike Pavone
2013-01-03Implement MULU/MULS and DIVU/DIVSMike Pavone
2013-01-01Make writes to control and data port block when DMA is in progressMike Pavone
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-24 18:58:50 +0000