summaryrefslogtreecommitdiff
path: root/vdp.c
AgeCommit message (Expand)Author
2015-05-11Fix frame counter increment and VINT cycle time calculationMichael Pavone
2015-05-11Sync fixes and logging to fix more sync issuesMichael Pavone
2015-01-04Some small synchronization improvements that do not seem to fix anythingMichael Pavone
2015-01-04Adjusted h40_hsync_cycles so that lines actually take 3420 mclks. Fixed vdp_c...Michael Pavone
2014-12-14Fix the HV counter and adjust the slots of certain VDP eventsMichael Pavone
2014-08-14Small fix to display of DMA source address in vr debug commandMichael Pavone
2014-06-18Remove debug printf that escaped into my previous commitMichael Pavone
2014-06-18Fix most of the breakage caused by the vcounter/hcounter changesMichael Pavone
2014-06-17Partially working switch to having a vcounter and hslot counter in the contex...Michael Pavone
2014-06-16Fix a few values reported by the vr debugger command. Add DMA registers to vr...Michael Pavone
2014-02-08Initial GDB remote debugging support. Lacks some features, but breakpoints an...Mike Pavone
2014-01-06The local clone on my laptop got messed up and some changes had not been push...Michael Pavone
2013-10-31Small optimization for H40 modeMike Pavone
2013-10-29MergeMike Pavone
2013-10-27Basic OpenGL rendering is workingMike Pavone
2013-10-07Initial implementation of sprite overflow and sprite collision status registe...Mike Pavone
2013-09-17Set VBLANK flag in status register when display is disabledMike Pavone
2013-09-17Implement HV counter latchMike Pavone
2013-09-17Implement funny behavior for DMA fill to CRAM and VSRAM. Return VSRAM address...Mike Pavone
2013-09-17Fix DMA fill so that it does not cause observable changes to the FIFO. Get DM...Mike Pavone
2013-09-16Partial fix for DMA copyMike Pavone
2013-09-15Clear the low 2 bits of CD when a register is written toMike Pavone
2013-09-15Don't allow register writes to regs above when in Mode 4Mike Pavone
2013-09-15Remove read pending stuff, that had been added in an attempt to fix CRAM/VSRA...Mike Pavone
2013-09-15Implement undocumented 8-bit VRAM readMike Pavone
2013-09-15Fix VSRAM readsMike Pavone
2013-09-15Implement FIFO as a ring buffer so the behavior of reads from invalid CRAM an...Mike Pavone
2013-09-13Properly delay 68K on VDP reads. Dummy VDP test port implementation. Initial ...Mike Pavone
2013-09-10Added copyright notice to source files and added GPL license text in COPYINGMike Pavone
2013-09-10Fix timing of backdrop rendering when the display is turned offMike Pavone
2013-09-10MergeMike Pavone
2013-09-10Implement FIFO latency and improve DMA accuracyMike Pavone
2013-09-08Revert change to VBLANK flag timing based on new direct color DMA testMike Pavone
2013-09-02Fix per-column scrolling bugMike Pavone
2013-09-02Adjust VBLANK flag and refresh timing to be in line with logic analyzer and v...Mike Pavone
2013-09-01MergeMike Pavone
2013-09-01Fix bug that caused a DMA fill to start after another DMA operation completed...Mike Pavone
2013-07-26Added support for saving savestates. Added gst savestate format test harnessMike Pavone
2013-07-16Add address/cd registers to VDP debug messageMike Pavone
2013-07-15Restore one of the VDP debugging modesMike Pavone
2013-07-12Implement the scroll ring buffer properly without memcpyMike Pavone
2013-06-30Refactor duplicated CRAM writing code and fix a bug in the processMike Pavone
2013-06-30Make VDP render in native pixel format of the renderer for a modest performan...Mike Pavone
2013-06-29Add support for loading GST format savestatesMike Pavone
2013-06-23Fix window layer in double res interlace modeMike Pavone
2013-06-23Fix sprite y mask in interlace mode. Fix framebuffer selection when switching...Mike Pavone
2013-06-23Fix vscroll calculation in double resultion interlace modeMike Pavone
2013-06-22Initial work on interlaceMike Pavone
2013-05-15Fix background color regsiter numberMike Pavone
2013-05-14Only latch video mode at the very beginning of the frame to avoid problems wi...Mike Pavone
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-24 19:53:17 +0000