summaryrefslogtreecommitdiff
path: root/z80_util.c
diff options
context:
space:
mode:
authorMichael Pavone <pavone@retrodev.com>2019-01-29 23:56:48 -0800
committerMichael Pavone <pavone@retrodev.com>2019-01-29 23:56:48 -0800
commit62a92e53aa6a9657ee6435ecbe2965de2f4b061a (patch)
tree51a976399fa9901b54ee2709efb272a1d274acb3 /z80_util.c
parenta8e3afb4499bd2f5a056ad38c1a8035695ad111d (diff)
Implement 16-bit addition in new Z80 core along with necessary CPU DSL fixes to make them work right
Diffstat (limited to 'z80_util.c')
-rw-r--r--z80_util.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/z80_util.c b/z80_util.c
index 58f763a..6a4a556 100644
--- a/z80_util.c
+++ b/z80_util.c
@@ -1,11 +1,13 @@
void z80_read_8(z80_context *context)
{
+ context->cycles += 3 * context->opts->gen.clock_divider;
context->scratch1 = read_byte(context->scratch1, NULL, &context->opts->gen, context);
}
void z80_write_8(z80_context *context)
{
+ context->cycles += 3 * context->opts->gen.clock_divider;
write_byte(context->scratch2, context->scratch1, NULL, &context->opts->gen, context);
}