summaryrefslogtreecommitdiff
path: root/Libraries/LTimers/ltimers_config.c
blob: a30b36fd8b82f33c8e7f42dffe28afc25a69fd33 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
#include "ltimers_config.h"

#include "stm32f0xx_conf.h"


// ----------------------------------------------------------------------------
// Инициализация аппаратного таймера для генерирования прерываний каждую 1мс
// ----------------------------------------------------------------------------
void LTimersConfig ( void )
{
  NVIC_InitTypeDef         NVIC_InitStructure;
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  /* LTIMER_TIMx clock enable */
  LTIMER_RCC_APBxPeriphClockCmd ( LTIMER_TIM_RCC, ENABLE );

  /* Enable the LTIMER_TIMx gloabal Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel         = LTIMER_TIM_IRQx;
  NVIC_InitStructure.NVIC_IRQChannelPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd      = ENABLE;
  NVIC_Init ( &NVIC_InitStructure );

  /* -----------------------------------------------------------------------
   In this example TIM7 counter clock (TIM7CLK) is set to APB1 clock (PCLK1), since
   APB1 prescaler is set to 1 and TIM7 prescaler is set to 0.

  In this example TIM7 input clock (TIM7CLK) is set to APB1 clock (PCLK1),
  since APB1 prescaler is set to 1.
  TIM7CLK = PCLK1 = HCLK = SystemCoreClock

  With Prescaler set to 479 and Period to 24999, the TIM7 counter is updated each 250 ms
  (i.e. and interrupt is generated each 250 ms)
     TIM7 counter clock = TIM7CLK /((Prescaler + 1)*(Period + 1))
                        = 48 MHz / ((25000)*(480))
                        = 4 Hz
     ==> TIM7 counter period = 250 ms

  Note:
  SystemCoreClock variable holds HCLK frequency and is defined in system_stm32f0xx.c file.
  Each time the core clock (HCLK) changes, user had to call SystemCoreClockUpdate()
  function to update SystemCoreClock variable value. Otherwise, any configuration
  based on this variable will be incorrect.
  ----------------------------------------------------------------------- */
  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period        = 1000;                               //24999;
  TIM_TimeBaseStructure.TIM_Prescaler     = (SystemCoreClock/1000000)-1;        //479;
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
  TIM_TimeBaseStructure.TIM_CounterMode   = TIM_CounterMode_Up;
  TIM_TimeBaseInit ( LTIMER_TIMx, &TIM_TimeBaseStructure );

  /* LTIMER_TIMx Interrupts enable */
  TIM_ITConfig ( LTIMER_TIMx, TIM_IT_Update, ENABLE );

  /* LTIMER_TIMx enable counter */
  TIM_Cmd ( LTIMER_TIMx, ENABLE );
}