summaryrefslogtreecommitdiff
path: root/src/main.rs
AgeCommit message (Collapse)Author
2020-03-05Fix formattingHEADmasterOxore
2020-03-05Use bus for all memory types, etc.Oxore
Rename Memory to Bus
2020-03-04Rename Core to Cpu8051 and Ram to ProgramMemory, etc.Oxore
Adjust Readme.md
2020-03-04Add third operand, format codeOxore
2020-03-04Add Memory trait for Rom, refactor instantiatingOxore
2020-02-24Fix clippy complainsOxore
2020-02-24Use channel for comm-s between Core and ControllerOxore
2020-02-24Add controller fabric and dummy for websocket controllerOxore
2020-02-24Use clap for CLI argument parsingOxore
2019-11-19Implement getter for PC in Core, print offset for each instructionOxore
2019-11-18Implement LUT for opcode to Op translationOxore
2019-11-11Add ram and rom, implement basic MOV functionalityOxore
2019-11-11Fix Clippy's complainsOxore
2019-11-10Add comments, format codeOxore
2019-10-01Implement loading hex from fileOxore
2019-10-01Fix hex parsing using radix 16 instead of 10Oxore
2019-09-30Remove most of unwraps, add Mov instructionOxore
2019-09-30Implement basic ram loader from hexOxore
2019-07-14Implement ram and instructionsOxore
2019-07-14Initial commitOxore
Implement CLI and CPU core skeletons
generated by cgit v1.2.3 (git 2.25.1) at 2025-06-19 07:36:38 +0000